In this paper we propose a new method to enhance a mapping µ(·) of a parallel application's computational tasks to the processing elements (PEs) of a parallel computer. The idea behind our method TIMER is to enhance such a mapping by drawing on the observation that many topologies take the form of a partial cube. This class of graphs includes all rectangular and cubic meshes, any such torus with even extensions in each dimension, all hypercubes, and all trees.
INTRODUCTION
Large-scale matrix-or graph-based applications such as numerical simulations [30] or massive network analytics [25] often run on parallel systems with distributed memory. The iterative nature of the underlying algorithms typically requires recurring communication between the processing elements (PEs). To optimize the running time of such an application, the computational load should be evenly distributed onto the PEs, while at the same time, the communication volume between them should be low. When mapping processes to PEs on non-uniform memory access (NUMA) systems, it should also be taken into account that the cost for communication operations depends on the locations of the PEs involved. In particular, one wants to map heavily communicating processes "close to each other".
More formally, let the application be modeled by an application graph G a = (V a , E a , ω a ) that needs to be distributed over the PEs. A vertex in V a represents a computational task of the application, while an edge e a = {u a , a } indicates data exchanges between tasks u a and a , with ω a (e a ) specifying the amount of data to be exchanged. The topology of the parallel system is modeled by a processor graph G p = (V p , E p , ω p ), where the edge weight ω p ({u p , p }) indicates the cost of exchanging one data unit between the PEs u p and p [8, 11] . A balanced distribution of processes onto PEs thus corresponds to a mapping µ : V a → V p such that, for some small ε ≥ 0,
for all p ∈ µ(V a ). Therefore, µ(·) induces a balanced partition of G a with blocks µ −1 ( p ), p ∈ V p . Conversely, one can find a mapping µ : V a → V p that fulfills Eq. (1) by first partitioning V a into |V p | balanced parts [2] and then specifying a one-to-one mapping from the blocks of the partition onto the vertices of G p . For an accurate modeling of communication costs, one would also have to specify the path(s) over which two vertices communicate in G p . This is, however, system-specific. For the purpose of generic algorithms, it is thus often abstracted away by assuming routing on shortest paths in G p [12] . In this work, we make the same assumption. In order to steer an optimization process for obtaining good mappings, different objective functions have been proposed [8, 12, 17] . One of the most commonly used [24] objective functions is Coco(·) (also referred to as hop-byte in [33] ), cf. Eq. 
where d G p (µ(u a ), µ( a )) denotes the distance between µ(u a ) and µ( a ) in G p , i. e. the number of edges on shortest paths. Broadly speaking, Coco(·) is minimised when pairs of highly communicating processes are placed in nearby processors. Finding µ * (·) is N Phard. Indeed, finding µ * (·) for a complete graph G p amounts to graph partitioning, which is an N P-hard problem [10] .
Related work and motivation. One way of looking at previous algorithmic work from a high-level perspective (more details can be found in the overview articles by Pellegrini [24] , Buluç et al. [4] , and Aubanel [1] ) is to group it into two categories. One line has tried to couple mapping with graph partitioning. To this end, the objective function for partitioning, usually the edge cut, is replaced by an objective function like Coco(·) that considers distances d G p (·) [32] . To avoid recomputing these values, Walshaw and Cross [32] store them in a network cost matrix (NCM). When our proposed method TIMER (Topology-induced Mapping Enhancer) is used to enhance a mapping, it does so without an NCM, thus avoiding its quadratic space complexity. The second line of research decouples partitioning and mapping. First, G a is partitioned into |G p | blocks without taking G p into account. Typically, this step involves multilevel approaches whose hierarchies on G a are built with edge contraction [15, 20, 27] or weighted aggregation [6, 19] . Contraction of the blocks of G a into single vertices yields the communication graph
where ω c (e c ), e c ∈ E c , aggregates the weight of edges in G a with end vertices in different blocks. For an example see Figures 1a,1b. Finally, one computes a bijection ν : V c → V p that minimizes Coco(·) or a related function, using (for example) greedy methods [3, 8, 11, 12] or metaheuristics [3, 31] , see Figure 1c . When TIMER is used to enhance such a mapping, it modifies not only ν(·), but also affects the partition of V a (and thus possibly G c ). Hence, deficiencies due to the decoupling of partitioning and mapping can be compensated. Note that, since TIMER is proposed as an improvement on mappings derived from state-of-the-art methods, we assume that an initial mapping is provided. This is no limitation: a mapping can be easily computed from the solution of a graph partitioner using the identity mapping from G c to G p .
Being man-made and cost-effective, the topologies of parallel computers exhibit special properties that can be used to find good mappings. A widely used property is that PEs are often "hierarchically organized into, e. g., islands, racks, nodes, processors, cores with corresponding communication links of similar quality" [29] . Thus, dual recursive bisection (DRB) [22] , the recent embedded sectioning [18] , and what can be called recursive multisection [5, 14, 29] suggest themselves for mapping: DRB and embedded sectioning cut both G a (or G c ) and G p into two blocks recursively and assign the respective blocks to each other in a top-down manner. Recursive multisection as performed by [29] models the hierarchy inherent in G p as a tree. The tree's fan-out then determines into how many blocks G c needs to be partitioned. Again, TIMER is complementary in that we do not need an actual hierarchy of the topology.
Overview of our method. To the best of our knowledge, TIMER is the first method to exploit the fact that many parallel topologies are partial cubes. A partial cube is an isometric subgraph of a hypercube, see Section 2 for a formal definition. This graph class includes all rectangular and cubic meshes, any such torus with even extensions in each dimension, all hypercubes, and all trees.
G p being a partial cube allows us to label its vertices with bitvectors such that the distance between two vertices in G p amounts to the Hamming distance (number of different bits) between the vertices' labels (see Sections 2 and 3). This will allow us to compute the contribution of an edge e a ∈ E a to Coco(·) quickly. The labels are then extended to labels for vertices in G a (Section 4). More specifically, a label of a vertex a ∈ V a consists of a left and a right part, where the left part encodes the mapping µ(·) : V a → V p and the right part makes the labels unique. Note that it can be instructive to view the vertex labels of V a , l a (·), as a recursive bipartitioning of V a : the i-th leftmost bit of l a ( a ) defines whether a belongs to one or the other side of the corresponding cut in the i-th recursion level. Vertices u a , a ∈ V a connected by an edge with high weight should then be assigned labels that share many of the bits in the left part.
We extend the objective function Coco(·) by a factor that accounts for the labels' right part and thus for the uniqueness of the label, We do so without limiting the original objective that improves the labels' left part (and thus µ(·)) (Section 5). Finally, we use the labeling of V a to devise a multi-hierarchical search method in which label swaps improve µ(·). One can view this as a solution method for finding a Coco(·)-optimal numbering of the vertices in V a , where the numbering is determined by the labels.
Compared to simple hill-climbing methods, we increase the local search space by employing very diverse hierarchies. These hierarchies result from random permutations of the label entries; they are imposed on the vertices of G p and built by label contractions performed digit by digit. This approach provides a fine-to-coarse view during the optimization process (Section 6) that is orthogonal to typical multilevel graph partitioning methods.
Experimental results. As the underlying application for our experiments, we assume parallel complex network analysis on systems with distributed memory. Thus, in Section 7, we apply TIMER to further improve mappings of complex networks onto partial cubes with 256 and 512 nodes. The initial mappings are computed using KAHIP [28] , SCOTCH [23] and LIBTOPOMAP [12] . To evaluate the quality results of TIMER, we use Coco(·), for which we observe a relative improvement from 6% up to 34%, depending on the choice of the initial mapping. Running times for TIMER are on average 42% faster than the running times for partitioning the graphs with KAHIP.
PARTIAL CUBES AND THEIR HIERARCHIES
The graph-theoretical concept of a partial cube is central for this paper. Its definition is based on the hypercube. Partial cubes are isometric subgraphs of hypercubes, i. e., the distance between any two nodes in a partial cube is the same as their distance in the hypercube. Put differently:
for all u p , p ∈ V p and (ii) dim G p is as small as possible.
The labeling l p : V p → {0, 1} dim Gp gives rise to hierarchies on V p as follows. For any permutation π of {1, . . . , dim G p }, one can group the vertices in V p by means of the equivalence relations ∼ π,i , where dim G p ≥ i ≥ 1:
for all 1 ≤ j ≤ i (where l[i] refers to the i-th character in string l). As an example, ∼ id,i , where id is the identity on {0, 1} dim Gp , gives rise to the partition in which u p and p belong to the same part if and only if their labels agree at the first i positions. More generally, for each permutation π (·) from the set
give rise to a hierarchy of increasingly coarse partitions (P dim Gp , . . . , P 1 ). As an example, the hierarchies defined by the permutations id and π (j) : 
VERTEX LABELS OF PROCESSOR GRAPH
In this section we provide a way to recognize if a graph G p is a partial cube, and if so, we describe how a labeling on V p can be obtained in O(|E p | 2 ) time. To this end, we characterize partial cubes in terms of (cut-sets of) convex cuts.
The cut-set of a cut definitions, G p is a partial cube if and only if (i) G p is bipartite and (ii) the cut-sets of G p 's convex cuts partition E p [21] . In this case, the equivalence relation behind the partition is the Djoković relation θ [21] . Let e p = {x p , p } ∈ E p . An edge f p is Djoković related to e p if one of f p 's end vertices is closer to x p than to p , while the other end vertex of f p is closer to p than to x p . Formally,
Consequently, no pair of edges on any shortest path of G p is Djoković related. In the following, we use the above definitions to find out whether G p is a partial cube and, if so, to compute a labeling
dim Gp for V p according to Definition 2.2:
If G p is not bipartite, it is not a partial cube. (2) Pick an arbitrary edge e 1 p and compute the edge set
p , e 3 p , . . . that are not contained in an edge set computed so far and compute the edge sets
If there is an overlap with a previous edge set, G p is not a partial cube.
For an example of such vertex labels see Figure 3a .
Assuming that all distances between node pairs are computed beforehand, calculating E p (e j p , θ ) for 1 ≤ j ≤ dim G p and setting the labeling l p (·) (in steps 2,3 and 4) take O(|E p |) time. Detecting overlaps with already calculated edge sets takes O(|E p | 2 ) time (in step 3), which summarizes the time complexity of the proposed method.
Note that the problem has to be solved only once for a parallel computer. Since |E p | = O(|V p |) for 2D/3D grids and torithe processor graphs of highest interest in this paper -and |E p | = O(|V p | log |V p |) for all partial cubes, our simple method is (almost) as fast, asymptotically, as the fastest and rather involved methods that solve the problem. Indeed, the fastest method to solve the problem takes time O(|V p ||E p |) [13] . Assuming that integers of at least log 2 (|V p |) bits can be stored in a single machine word and that addition, bitwise Boolean operations, comparisons and table look-ups can be performed on these words in constant time, the asymptotic time is reduced to O(|V p | 2 ) [9] .
VERTEX LABELS OF APPLICATION GRAPH
Given an application graph
that is a partial cube and a mapping µ : V a → V p , the aim of this section is to define a labeling l a (·) of V a . This labeling is then used later to improve µ(·) w. r. t. Eq. (3) by swapping labels between vertices of G a . In particular, for any u a , a ∈ V a , the effect of their label swap on µ(·) should be a function of their labels and those of their neighbors in G a . It turns out that being able to access the vertices of G a by their (unique) labels is crucial for the efficiency of our method. The following requirements on l a (·) meet our needs.
(1) l a (·) encodes µ(·).
(2) For any two vertices u a , a ∈ G a , we can derive the distance between µ(u a ) and µ( a ) from l a (u a ) and l a ( a ). Thus, for any edge e a of G a , we can find out how many hops it takes in G p for its end vertices to exchange information, see Figure 3c . (3) The labels are unique on V a .
To compute such l a (·), we first transport labeling
dim Gp already fulfills items 1) and 2). Indeed, item 1) holds, since labels are unique on V p ; item 2) holds, because G p is a partial cube. To fulfill item 3), we extend the labeling
yet undefined dim G a should exceed dim G p only by the smallest amount necessary to ensure that l a (u a ) l a ( a ) whenever u a a . The gap dim G a − dim G p depends on the size of the largest part in the partition induced by µ(·).
For any a ∈ V a , l a ( a ) is a bitvector of length dim G a ; its first dim G p entries coincide with l p ( a ), see above, and its last dim G a − dim G p entries serve to make the labeling unique. We denote the bitvector formed by the last dim G a − dim G p entries by l e ( a ). Here, the subscript e in l e (·) stands for "extension". To summarize,
• stands for concatenation. Except for temporary permutations of the labels' entries, the set L := l(V a ) of labels will remain the same. A label swap between u a and a alters µ(·) if and only if
The balance of the partition of V a , as induced by µ(·), is preserved by swapping the labels of V a .
Computing l e (·) is straightforward. First, the vertices in each µ −1 ( p ), p ∈ V p , are numbered from 0 to |µ −1 ( p )| − 1. Second, these decimal numbers are then interpreted as bitvectors/binary numbers. Finally, the entries of the corresponding bitvectors are shuffled, so as to provide a good random starting point for the improvement of µ, see Lemma 5.1 in Section 5.
EXTENSION OF THE OBJECTIVE FUNCTION
Given the labeling of vertices in V a , i. e., l a (·) = l p (·) •l e (·), it is easy to see that solely l p (·) determines the value of Coco(·). (This fact results from l p (·) encoding the distances between vertices in G p .) On the other hand, due to the uniqueness of the labels l a (·), l e (·)
, that u a and a are mapped to different PEs. The plan of the following is to ease this restriction by avoiding as many cases of l e (u a ) = l e ( a ) as possible. To this end, we incorporate l e (·) into the objective function, thus replacing Coco(·) by a modified one. Observe that l p (·) and l e (·) give rise to two disjoint subsets of E a , i. e. subsets of edges, the two end vertices of which agree on l p (·) and l e (·), respectively:
In general these two sets do not form a partition of E a , since there can be edges whose end vertices disagree both on l p (·) and on l e (·). With h(·, ·) denoting the Hamming distance, optimizing Coco(·) in Eq. (3) can be rewritten as follows. Find
For all e a = {u a , a } ∈ E e a it follows that l p (u a ) l p ( a ), implying that u a and a are mapped to different PEs. Thus, any edge e a ∈ E e a (l a ) increases the value of Coco(·) with a damage of
This suggests that reducing E e a may be good for minimizing Coco(·). The crucial question here is whether reducing E e a can obstruct our primary goal, i. e., growing E p a (see Eq. (9)). Lemma 5.1 below shows that this is not the case, at least for perfectly balanced µ(·). A less technical version of Lemma 5.1 is the following: If µ(·) is perfectly balanced, then two mappings, where one has bigger E p a and one has smaller E e a (both w. r. t. set inclusion), can be combined to a third mapping that has the bigger E p a and the smaller E e a . The third mapping provides better prospects for minimizing Coco(·) than the mapping from which it inherited big E p a , as, due to smaller E e a , the third mapping is less constrained by the uniqueness requirement:
Furthermore, let l a (·) and l a (·) be bijective labelings V a → L that correspond to µ(·) as specified in Section 4.
and E e a (l a ) ⊆ E e a (l a ) implies that there exists l * a that also corresponds to µ(·)
• l e a (·). Then, l * a (·) fulfills (i) and (ii) in the claim, and the first dim G p entries of µ(·) specify µ(·). If remains to show that the labeling l * a (·) is unique on V a . This is a consequence of (a) l a (·) being unique and (b) E e a (l * a ) = E e a (l a ) ⊆ E e a (l a ).
In
We combine our two objectives, i. e., minimization of Coco(·) and maximization of Div(·), with the objective function Coco + (·):
MULTI-HIERARCHICAL LABEL SWAPPING
After formulating the mapping problem as finding an optimal labeling for the vertices in V a , we can now turn our attention to how to find such a labeling -or at least a very good one. Our algorithm is meant to improve mappings and resembles a key ingredient of the classical graph partitioning algorithm by Kernighan and Lin (KL) [16] : vertices of G a swap their membership to certain subsets of vertices. Our strategy differs from KL in that we rely on a rather simple local search which is, however, performed on multiple (and very diverse) random hierarchies on G a . These hierarchies are oblivious to G a 's edges and correspond to recursive bipartitions of G a , which, in turn, are extensions of natural recursive bipartitions of G p .
Algorithm TIMER
Our algorithm, see procedure TIMER in Algorithm 1, takes as input (i) an application graph G a , (ii) a processor graph G p with the partial cube property, (iii) an initial mapping µ : V a → V p and (iv) the number of hierarchies, N H . N H controls the tradeoff between running time and the quality of the results. The output of TIMER consists of a bijective labeling l a : V a → L such that Coco + (l a ) is low (but not necessarily optimal). Recall from Section 1 that requiring µ(·) as input is no major limitation. An initial bijection l a (·) representing this µ(·) is found in lines 1, 2 of Algorithm 1.
In lines 3 through 21 we take N H attempts to improve l a (·), where each attempt uses another hierarchy on {0, 1} dim Ga . Before the new hierarchy is built, the old labeling is saved in case the label swapping in the new hierarchy turns out to be a setback w. r. t. Coco + (·) (line 
a and (iii) a vector, called parent, that provides the hierarchical relation between the vertices. From now on, we interpret vertex labels as integers whenever convenient. More precisely, an integer arises from a label, i. e., a bitvector, by interpreting the latter as a binary number.
In lines 6 and 7, the entries of the vertex labels of G a are permuted according to a random permutation π (·). The construction of the hierarchy (lines 9 through 14) goes hand in hand with label swapping (lines 10-12) and label coarsening (in line 13). The function contract(·, ·, ·) contracts any pair of vertices of G i−1 a whose labels agree on all but the last digit, thus generating G i a . The same function also cuts off the last digit of l i−1 a ( ) for all ∈ V i−1 a , and creates the labeling l i a (·) for the next coarser level. Finally, contract(·, ·, ·) builds the vector parent (for encoding the hierarchy of the vertices). In line 15, the call to assemble() derives a new labeling l a (·) from the labelings l i a (·) on the levels 1 ≤ i ≤ dim G a − 1 of a hierarchy (read more in Section 6.2). The permutation of l a 's entries is undone in line 16, and l a (·) is kept only if better than l old (·), see lines 17 to 19. Figure 4 depicts a snapshot of TIMER on a small instance.
Function assemble()
Function assemble() (Algorithm 2) in line 15 of TIMER turns the hierarchy of graphs G i a into a new labeling l a (·) for G a , digit by digit, using labels l i a (·) (in Algorithm 2, " i" denotes a left shift by i digits). The least and the most significant digit of any l 1 a ( 1 ) are inherited from l a (·) (line 7 of Algorithm 1) and do not change (lines 2, 17 and 18). The remaining digits are set in the loop from line 5 to 16. Whenever possible, digit i of l 1 a ( 1 ) is set to the last digit of the parent of 1 (= preferred digit) on level i, see lines 9, 11. This might, however, lead to a label that is not in l 1 a (V 1 a ) any more, which would change the set of labels and may violate the balance constraint coming from µ(·). To avoid such balance problems, we take the last
d im Ga with a low value of Coco(l a ).
1: Find a labeling l p (·) of V p 's vertices, as described in Section 2 2: Using µ(·), extend l p (·) to a labeling l a (·) of V a 's vertices, as described in Section 4 3: for N = 1 . . . , N H do 4:
just in case l a (·) gets worse w. r. t. Coco + (·)
5:
parent ← [] parent will encode the hierarchy of the vertices 6: Pick a random permutation π : {1, . . . , dim Ga } → {1, . . . , dim Ga }
7:
l a (·) ← π (l a (·))
8:
for i = 2, . . . , dim Ga − 1 do
10:
for all u,
Swap labels l i −1 a (u) and
end for 13:
end for 15:
end if 20: end for
, parent) returns a new labeling l 1 a (·) of the vertices of G 1 a = G a and thus a new labeling l a (·) of G a 's vertices.
Write least significant digit 3: oldParent ← 1
4:
i ← 1 5:
newParent ← parent(oldParent)
7:
i ← i + 1
8:
newParentLabel ← l i a (newParent) 9: prefLabel ← l 1 a ( 1 ) + (newParentLabel (i − 1)) Preferred i least sig. digits 10: if ∃ w ∈ V 1 with l 1 a (w ) mod 2 i = prefLabel then Part of existing label?
11:
else 13:
Write other digit 14: end if 15: oldParent ← newParent 16: end while 17:
Write most significant digit 19: end if 20: end for
digit of l i a ( a ) if possible (in lines 9-11) or, if not, we switch to the (old) inverted digit, see line 13. Since G 1 a = G a , new l 1 a (·) on G 1 a can be taken as new l a (·) on G a , see line 18 in Algorithm 1.
Running time analysis
The expected asymptotic running time of function assemble() is O(|V a | · dim V a ). Here, "expected" is due to the condition in line 10 that is checked in expected constant time. (We use a hashing-based C++ std::unordered map to find a vertex with a certain label. A plain array would be too large for large grids and tori, especially if the blocks are large, too.) For Algorithm 1, the expected running time is dominated by the loop between lines 9 and 14. The loop between lines 10 and 12 takes amortized expected time O(|E a |) ("expected", because we have to go from the labels to the vertices and "amortized", because we have to check the neighborhoods of all u, ). The contraction in line 13 takes time O(|E a |), too. Thus, the loop between lines 9 and 14 takes time O(|E a |dim G a ). In total, the expected running time of Algorithm 1 is O (N H |E a | dim G a ) .
An effective first step toward a parallel version of our algorithm would be simple loop parallelization in lines 10-12 of Algorithm 1. To avoid stale data, label accesses need to be coordinated.
EXPERIMENTS 7.1 Description of experiments
In this section we specify our test instances, our experimental setup and the way we evaluate the computed mappings.
The application graphs are the 15 complex networks used by Safro et al. [26] for partitioning experiments and in [11] for mapping experiments, see Table 1 . Regarding the processor graphs, we follow loosely current architectural trends. Several leading supercomputers have a torus architecture [8] , and grids (= meshes) experience rising importance in emerging multicore chips [7] . As processor graphs G p = (V p , E p ) we therefore use a 2DGrid(16×16), a 3DGrid(8×8×8), a 2DTorus(16 × 16), a 3DTorus(8 × 8 × 8) and, for more theoretical reasons, an 8-dimensional hypercube. In our experiments, we set the number of hierarchies (N H ) for TIMER to 50 and whenever is needed for partitioning/mapping with state-of-the-art tools, the load imbalance is set to 3%. All computations are based on sequential C++ code. Each experiment is executed on a node with two Intel XeonE5-2680 processors (Sandy Bridge) at 2.7 GHz equipped with 32 RAM and 8 cores per processor.
Baselines. For the evaluation, we use four different experimental cases (c1 to c4), each of which assumes a different initial mapping µ 1 (·) as an input to TIMER (Algorithm 1). The different cases shall measure the improvement by TIMER compared to different standalone mapping algorithms. In the following, we describe how we obtain the initial mappings µ 1 (·) for each case separately.
In c1 we compare the improvement of TIMER on an initial mapping produced by SCOTCH. For that, we use the generic mapping routine of SCOTCH with default parameters. It returns a mapping µ 1 (·) of a given graph using a dual recursive bipartitioning algorithm.
In c2 we use the IDENTITY mapping that maps block i of the application graph (or vertex i of the communication graph G c ) to node i of the processor graph G p , 1 ≤ i ≤ |G c | = |G p |. IDENTITY receives its solution from the initial partition computed with KAHIP. This approach benefits from spatial locality in the partitions, so that IDENTITY often yields surprisingly good solutions [11] .
In c3 we use a mapping algorithm named GREEDYALLC that has been previously proposed by a subset of the authors (implemented on top of KAHIP). GREEDYALLC is an improvement of a previous greedy algorithm [3] and is the best performing algorithm in [11] . It builds on the idea of increasing a mapping by successively adding assignments c → p such that (a) c ∈ G c has maximal communication volume with one or all of the already mapped vertices of G c and (b) p ∈ G p has minimal distance to one or all of the already mapped vertices of G p .
Finally, we compare against LIBTOPOMAP [12] , a state-of-the-art mapping tool that includes multiple mapping algorithm. More precisely we use the algorithm whose general idea follows the construct method, in [3] . Subset of the authors has previous implemented the above algorithm on top of the KAHIP tool (named GREEDYMIN). As a result, and in order to accommodate comparisons with c2, c3 GREEDYMIN is used as the mapping algorithm for the experimental case c4.
Labeling. Once the initial mappings µ 1 (·) are calculated, we need to perform two more steps in order to get an initial labeling l a (·):
(1) We compute a labeling l p : V p → {0, 1}
dim Gp , where l p (·)
and dim G p fulfill the conditions in Definition 2.2. In particular,
where d h (·, ·) denotes the Hamming distance. Due to the sparsity of our processor graphs G p (grids, tori, hypercubes), we use the method outlined in Section 3. (2) We extend the labels of G p 's vertices to labels of G a 's vertices as described in Section 4.
Then, for each experimental case, TIMER is given the initial mapping µ 1 (·) and it generates a new mapping µ 2 (·). Here, we compare the quality of mapping µ 2 (·) to µ 1 (·) in terms of our main objective function Coco(·), but we also provide results for the edgecut metric and for the running times.
Metrics and parameters. Since SCOTCH, KAHIP and TIMER have randomized components, we run each experiment 5 times. Over such a set of 5 repeated experiments we compute the minimum, the arithmetic mean and the maximum of TIMER's running time (T ), edge cut (Cut) and communication costs Coco(·) (Co). Thus we arrive at the values T min , T mean , . . . , Co max (9 values for each combination of G a , G p , for each experimental case c1 to c4). Each of these values is then divided by the min, mean, and max value before the improvements by TIMER, except the running time of TIMER, which is divided by the partitioning time of KAHIP for c2,c3,c4 and by the mapping time of SCOTCH for c1. Thus, we arrive at 9 quotients qT min , . . . , qCo max . Except for the terms involving running times, a quotient smaller than one means that TIMER was successful. Next we form the geometric means of the 9 quotients over the application graphs of Table 1 . Thus we arrive at 9 values qT m min , . . . , qCo m min for any combination of G p and any experimental case. Additionally, we calculate the geometric standard deviation as an indicator of the variance over the normalized results of the application graphs.
Experimental Results
The detailed experimental results regarding quality metrics are displayed in Figures 5a through 5d (one for each experimental case), while the running time results are given in Table 2 . Here is our summary and interpretation:
• When looking at the running times for the experimental cases c2 to c4(in Table 2 ), we see that the running time results of TIMER are on the same order of magnitude as partitioning with KAHIP; more precisely, TIMER is on average 42% faster. Thus, inserting TIMER into the partitioning/mapping pipeline of KAHIP would not increase the overall running time significantly. The comparison in case c1 needs to be different. Here the initial mapping is produced by SCOTCH's mapping routine (using partitioning internally), so that the relative timing results of TIMER are divided by SCOTCH's mapping time. SCOTCH is much faster (on average 19x), but its solution quality is also not good (see Co metric in Figure 5a) . In informal experiments, we observed that only ten hierarchies (parameter N h ) are sufficient for TIMER to improve the communication costs significantly compared to SCOTCH-with a much lower running time penalty than the one reported here. Finally, recall that parallelization could reduce the running time of TIMER.
• Processor graphs do have an influence on running times.
The processor graphs, from top to bottom in Table 2 , have 30, 21, 32, 24 and 8 convex cuts, respectively. Thus, if we keep grids and tori apart, we can say that the time quotients increase with the number of convex cuts. Recall that the number of convex cuts equals the length of the labels of V p . Moreover, the length of the extension of V p 's labels to those of V a depends also on the processor graph, because a higher number of PEs (number of blocks) yields fewer elements per block. However, this influence on the length of the labels is small (increase of 1 in case of |V p | = 256 compared to |V p | = 512). Thus it is basically the length of V a 's labels that determines the time quotients. For the experimental cases c2 to c4, this observation is in line with the fact that KAHIP takes longer for higher values of |V p | (see Table 3 in Appendix A.1).
• TIMER successfully reduces communication costs in a range from 6% to 34% over the different experimental cases (see minCo, Co and maxCo values in Figure 7 .2). It does so at the expense of the edge cut metric with an average increase between 2% to 11% depending on the experimental case. Note that for case c1 the edge cut increase is minimum (Figure 5a ). Moreover, for cases c2 to c4 this increase is not surprising due to the different objectives of the graph partitioner (KAHIP) and TIMER. On grids and tori, the reduction of communication cost, as measured by Coco(·), is respectively 18% and 13% (on average, over all experimental cases).
The better the connectivity of G p , the harder it gets to improve Coco(·) (results are poorest on the hypercube). (Note that q min values can be larger than q mean and q max values due to the evaluation process described in Section 7.1.)
We observed before [11] that GREEDYALLC performs better on tori than on grids; this is probably due to GREEDYALLC "invading" the communication graph and the processor graph. The resulting problem is that it may paint itself into a corner of the processor graph (if it has corners, like a grid). Thus, it is not surprising that for c2 the improvement w. r. t. Coco(·) obtained by TIMER is greater for grids than for tori. Likewise, we observe that TIMER is able to decrease the communication costs significantly for c1 (even more than in the other cases). Apparently, the generic nature of SCOTCH's mapping approach leaves room for such an improvement.
CONCLUSIONS
We have presented a new method, TIMER, to enhance mappings of computational tasks to PEs. TIMER can be applied whenever the processor graph G p is a partial cube. Exploiting this property, we supply the vertices of the application graph with labels that encode the current mapping and facilitate a straightforward assessment of any gains/losses of local search moves. By doing so, we are able to improve initial mappings using a multi-hierarchical search method.
Permuting the entries of the vertex labels in the application graph gives rise to a plethora of very diverse hierarchies. These hierarchies do not reflect the connectivity of the application graph G a , but correspond to recursive bipartitions of G a , which, in turn, are extensions of "natural" recursive bipartitions of G p . This property of TIMER suggests to use TIMER as a complementary tool to enhance state-of-the-art methods for partitioning and mapping.
In our experiments we were able to improve state-of-the-art mappings of complex networks to different architectures by about 6% to 34% in terms of Coco. More precisely, for grids we obtained, on average, an improvement of 18% and for tori an improvement of 13% over the communication costs of the initial mappings.
The novelty of TIMER consists in the way it harnesses the fact that many processor graphs are partial cubes: the local search method itself is standard and simple. We assume that further improvements over state-of the art mappings can be achieved by replacing the simple local search by a more sophisticated method.
A APPENDIX A.1 Additional experimental results Table 3 : Running times in seconds for KAHIP to partition the complex networks in Table 1 into |V p | = 256 and |V p | = 512 parts, respectively. These partitions are used to construct the starting solutions for the mapping algorithms for cases c2 to c4. 
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